


Prepared by: Michael Ngo



MIPS Technologies, Inc.

A Technology Company of Silicon Graphics, Inc. 2011 N. Shoreline Blvd. P.O. Box 7311 Mountain View, CA 94039-7311 Phone: (415) 960-1980

MIPS Technologies, Inc. Michael Ngo

R4400 Data Integrity Page 1 of 19 Rev 1.0



What is R4000 data integrity?

Detection of data corrupted due to soft errors caused by system noise, power surges, and alpha particles

Why worry about data integrity?


- **Large and highly integrated on-chip static RAM**
- □ Increased system reliability
- **Gamma** Fault tolerant system design

Type of error checking in R4000:

- **D** Parity checking on the primary instruction and data caches
- **ECC checking on the secondary cache**
- **D** Parity or ECC checking on the system interface bus
- Master-checker



Internal Cache Memory and Datapath




MIPS Technologies, Inc. Michael Ngo

R4400 Data IntegrityRev 1.0Page 3 of 19



Error Checking in Primary Instruction/Data Caches




- **Byte parity protected on Data** Array
- □ Word parity protected on Tag Array
- Parity is generated on primary cache write
- Parity checking is performed on every primary cache access (instruction fetch, data fetch, or cache write-back)

MIPS Technologies, Inc. Michael Ngo

R4400 Data IntegrityRev 1.0Page 4 of 19

Open RISC Technology

Error Checking in Secondary Cache




- **ECC** protected on Data Array
- **ECC** protected on Tag Array
- ECC check bits for the Data and Tag portions are generated on secondary cache update
- ECC checking is performed on every secondary cache access (primary instruction/data cache refill or secondary cache writeback)





Error Checking on System Interface



- □ Parity or ECC protected on SysAD bus¹
- □ Parity protected on SysCmd bus

□ For out-going transactions:

- Parity or ECC check bits are generated for the address and parity is generated for the command
- Data's parity or ECC check bits come from primary cache, secondary cache or generated for the processor store data²

□ For in-coming transactions:

- Address and command portions are not checked
- Parity or ECC checking is performed for in-coming data³

- 2. The appropriate type of check bits will be generated if they do not match with the selected data protection scheme for the system interface
- 3. in-coming data will not be checked for external invalidate or update request

MIPS Technologies, Inc. Michael Ngo


R4400 Data Integrity Rev 1.0

Page 6 of 19



^{1.} Programmable via boot-mode

Primary Instruction/Data Cache Refill



- **ECC** checking is performed on the secondary cache Data and Tag
- □ Primary cache Tag and Tag's parity are generated for the line being refilled
- **Data byte parity bits are generated** for the line being refilled in the primary cache
- □ The processor will take a Cache **Error Exception when an error is** detected in the secondary cache **Data or Tag portion**


MIPS Technologies, Inc. Michael Ngo

R4400 Data Integrity Rev 1.0

Page 7 of 19



Secondary Cache Refill



- □ Performs parity or ECC checking on data coming from the system interface¹
- □ Secondary cache Tag and Tag's ECC check bits are generated for the line being refilled
- **Data ECC check bits are** generated for the line being updated in the secondary cache²
- □ The processor will take a Cache **Error Exception when an error is** detected on the in-coming data from the system interface bus

- 1. Byte parity or ECC checking is performed based on the selected data protection scheme for the system interface
- 2. If the system interface bus is programmed to use ECC protection scheme then the in-coming check bits will be written to the secondary cache unchanged


MIPS Technologies, Inc. Michael Ngo

R4400 Data Integrity Rev 1.0

Page 8 of 19



Primary Instruction/Data cache Access



- □ Parity checking is performed on Data and Tag portions of the selected primary cache line
- □ The processor will take a Cache **Error Exception when a parity** error is detected on the primary cache Data or Tag portion


MIPS Technologies, Inc. Michael Ngo

R4400 Data Integrity Rev 1.0

Page 9 of 19



Primary Cache Write-back to Secondary Cache




- Parity checking is performed on Data and Tag portions of the selected primary cache line
- Secondary cache tag's ECC check bits are generated for the line being updated
- Data ECC check bits are generated for the line being updated in the secondary cache
- □ The processor will take a Cache Error Exception when a parity error is detected on the primary cache Data or Tag portion

MIPS Technologies, Inc. Michael Ngo

R4400 Data IntegrityRev 1.0Page 10 of 19



Primary/Secondary Cache Write-back to System Interface



- Parity checking is performed on Data and Tag portions of the selected primary cache line
- ECC checking is performed on the Data and Tag portions of the selected secondary cache line
- □ Check bits are generated for the data transfer to the system interface¹
- □ The processor will take a Cache Error Exception when a parity error is detected in the primary cache data or tag portions or ECC error is detected in the secondary cache data or tag portions


MIPS Technologies, Inc. Michael Ngo

R4400 Data IntegrityRev 1.0Page 11 of 19



^{1.} The appropriate type of check bits will be generated if they do not match the selected data protection scheme for the system interface, Otherwise they will be transferred to the system interface unchanged.

Processor Uncached Load/Store Operations



- Parity or ECC checking is performed on uncached load data coming from the system interface¹
- □ For store data, the appropriate type of check bits will be generated before transferred to the system interface bus
- The processor will take a Cache Error Exception when a parity or ECC error is detected on incoming data


1. Byte parity or ECC checking is performed based on the selected data protection scheme for the system interface

MIPS Technologies, Inc. Michael Ngo

R4400 Data IntegrityRev 1.0Page 12 of 19



External Read/Write Requests




MIPS Technologies, Inc. Michael Ngo

R4400 Data IntegrityRev 1.0Page 13 of 19



External Update/Invalidate Requests



- Secondary cache data is not checked for invalidate request
- □ For update request, data ECC checking is performed on the Read-Modify-Write part of the selected secondary cache line
- ECC checking is performed on the tag portion of the selected secondary cache line
- Secondary cache tag and tag's ECC check bits are generated for the Read-Modify-Write part
- Data ECC check bits are generated for the Read-Modify-Write part¹
- □ The processor will take a Cache Error Exception when a parity or ECC error is detected in the primary or secondary cache line or on in-coming data


MIPS Technologies, Inc. Michael Ngo

R4400 Data IntegrityRev 1.0Page 14 of 19



^{1.} If the system interface bus is programmed to use the ECC protection scheme then the in-coming check bits will be written to the secondary cache unchanged

External Intervention/Snoop Requests



- Secondary cache data is not checked for intervention with state returned or for snoop request
- □ For intervention request with data returned, data ECC checking is performed on data returned from the selected secondary cache line
- ECC checking is performed on the portion of the selected secondary cache line
- **ECC checking is performed on** Secondary cache tag
- Secondary cache tag is "corrected" if required and tag's ECC check bits are generated for the Read-Modify-Write part
- □ Data check bits are generated for the part transfer to the system interface¹
- □ The processor will take a Cache Error Exception when a parity or ECC error is detected on in-coming data

1. The appropriate type of check bits will be generated if they do not match the selected data protection scheme for the system interface, Otherwise they will be transferred to the system interface unchanged.

MIPS Technologies, Inc. Michael Ngo

R4400 Data IntegrityRev 1.0Page 15 of 19



Cache Error Recovery

- □ Secondary cache data ECC does not include a single-bit error corrector
- Secondary cache tag ECC has a single-bit error corrector which is used to correct a tag error during external intervention and snoop requests. The corrected tag is written back to secondary cache only if the tag needs to be modified
- Cache Error Exception is taken when the processor detects any cache parity or ECC error. Error status is saved in CP0 CacheErr register
- Software Cache Error Exception routine can use the information saved in the CacheErr register to perform singlebit error corrections in the secondary cache Data or Tag portion



Master-checker

What is the master-checker?

- **Based on logic redundancy concept**
- □ Enhanced system reliability for systems designed with R4400 using master-checker operation mode


How does it work?

- □ Two processors are connected in parallel with one being the bus driver while the other is the bus monitor
- □ The bus monitor compares the outputs and buses at bus-cycle boundaries, and asserts a "Fault*" signal in the event of a miscomparison
- The key factor in making this work is having both processors synchronized, and executing identical operations on a cycleby-cycle basis
- □ There are two possible configurations: Master-Listener and Cross-Coupled configuations



Master-Listener Configuration

- □ The Master-Listener lock step configuration pairs two R4400 RISC-processors, with one as a Complete Master and the other as a Complete Listener
- **The Complete Listener has disabled output drivers**
- □ The two processors operate identically, both receiving the same inputs
- On all output cycles, the Complete Listener compares data on the output and the I/O buses with expected data, and asserts the "Fault*" signal in the event of a miscomparison




MIPS Technologies, Inc. Michael Ngo

R4400 Data Integrity Rev 1.0 Page 18 of 19



Cross-Coupled Checking Configuration

- □ In the Cross-Coupled Checking configuration, one of the R4400 processors, the SI-Master, drives the system interface bus, while the other R4400 processor, the SC-Master, drives the secondary cache bus
- □ The SI-Master has disabled output drivers for the secondary cache interface bus while the SC-Master has disabled output drivers for the system interface bus
- The two processors operate identically, both receiving the same input
- On all output cycles, both processors monitor the buses and indicate a miscomparison by asserting the "Fault*" signal



MIPS Technologies, Inc. Michael Ngo

R4400 Data Integrity Rev 1.0 Page 19 of 19

